Power Optimization techniques

 

Power Consumptions Techniques Part 1:

Effective power management is possible by using the different methodologies at various levels in the VLSI Design process. So designers need different techniques for optimizing power consumption in designs.

1] Clock Gating

Clock buffers consume more than 50 % of dynamic power. Hence it is a good design idea to turn off the clock when it is not needed. This technique helps out reducing the unwanted switching activities and the dynamic power consumed by the clock distribution network. Since the clock buffers are having the highest toggle rate in the system, these clock buffers consume more amount of dynamic power. This technique is a very popular technique mainly used for the reduction of dynamic power dissipation.

The clock gating is an approach by which, the power dissipation in the circuit can be controlled by reducing the frequency of blocks, which is being activated less or disabling them.

Latch based clock gating:

The latch-based clock gating style adds a level-sensitive latch to the design to hold the enable signal from the active edge of the clock until the inactive edge of the clock. Since the latch captures the state of the enable signal and holds it until the complete clock pulse has been generated, the enable signal need only be stable around the rising edge of the clock.



2] Multi Vdd(voltage)

Dynamic power is directly proportional to the power supply. Hence naturally reducing power significantly improves the power performance. At the same time gate delay increases due to the decreased threshold voltage. High voltage can be applied to the timing critical path and the rest of the chip runs in lower voltage. Overall system performance is maintained. Different blocks having different voltage supplies can be integrated in Soc. This increases power planning complexity in terms of lying down the power rails and power grid structure. Level shifters are necessary to interface between different blocks.

Muti Voltage design strategies can be broadly classified as follows:

1) Static Voltage Scaling: Different but fixed voltage is applied to different blocks or subsystems of the circuit Design.

2) Multi-level Voltage Scaling: The block or subsystem of the circuit design is switched between two or more voltage levels. But for different operating modes, limited numbers of discrete voltages levels are supported.

3) Dynamic Voltage And Frequency Scaling: Voltage, as well as frequency, is dynamically varied as per the different working modes of the design so as to achieve power efficiency. When a high speed of operation is required voltage is increased to attain the higher speed of operation with the penalty of increased power consumption.

4) Adaptive Voltage Scaling: Here voltage is controlled using a control loop. This is an extension of DVFS.





Written By: Yogesh Shivaji Metkari

Comments

Post a Comment

Popular posts from this blog

Optimization Techniques For Low Power VLSI Design.

Image
   INTRODUCTION:                  In the past decades, the main focus of VLSI designers were performance, area and design cost. Power consumption was mostly of only secondary importance relatively. The advantage of utilizing combination of low-power design techniques in conjunction with low-power components is more valuable now. Heat generation in high-end computer products limits the feasible IC packaging and performance of circuits and thus increases the packaging and cooling costs.               Requirements for lower power consumption continue to increase significantly as components become battery-powered, compact and require complex functionality. At sub micro meter process nodes, leakage power consumption has joined switching activity as a primary power management concern. CONCEPTS RELATED TO THE OPTIMIZATION TECHNIQUES:  Power Dissipation Basics :   Total power consumption by a CMOS device is given by,                                      P dissipation = P static + P dynamic + P
Read more

Dynamic Power Dissipation

Image
Dynamic Power Dissipation P Total = αf*C*Vdd^2 + f* I short * Vdd + I leak * Vdd Where, α = Switching factor C = Load capacitance Vdd = Voltage f = Clock frequency I s hort = Short circuit current I leak = Leakage current The dynamic power loss is further divided into two more types: short circuit, switched power dissipation and it depends on the factors like the voltage, capacitance, and frequency. The use of a lower value of Vdd helps in reducing the power dissipated but it leads to degradation in performance.  Dynamic Power Dissipation SWITCHING POWER DISSIPATION In CMOS circuits, there are large number of capacitors and parasitic, gate capacitance is present. There are two networks namely Pull up network, made of pMOS transistors and Pull down network made of nMOS transistors, the capacitors get charged and discharged during various operations and the charging happens through the P-type devices in Pull up network, the discharging occurs through the Pull down network. SHORT CIRCU
Read more

Power Optimization Techniques ll

  A.     Transistor Stacking       Transistor stacking is a technique used for leakage  power reduction. In a circuit from Vdd to ground we have several transistors connected. The leakage current will be higher, each of these transistors even when they are turned off, they will have some kind of leakage current. If there are such transistors in parallel, the leakage current will be finding paths to the ground and effectively increases the leakage current. In this technique, transistors that are in the off state are connected together in series effectively increases resistance which causes significantly less leakage of power when compared to transistors in parallel position. It depends on source voltage, so with an increase in the source voltage, there is a decrease in the sub-threshold current. B.     Multiple Threshold Voltage    This technique is used to reduce the leakage and standby power dissipation in CMOS circuits, by using various levels of threshold voltage for different st
Read more