Dynamic Power Dissipation

Dynamic Power Dissipation

PTotal = αf*C*Vdd^2 + f* I short* Vdd + I leak* Vdd

Where,

α = Switching factor

C = Load capacitance

Vdd = Voltage

f = Clock frequency

I short = Short circuit current

I leak = Leakage current

The dynamic power loss is further divided into two more types: short circuit, switched power dissipation and it depends on the factors like the voltage, capacitance, and frequency. The use of a lower value of Vdd helps in reducing the power dissipated but it leads to degradation in performance. 

Dynamic Power Dissipation

SWITCHING POWER DISSIPATION

In CMOS circuits, there are large number of capacitors and parasitic, gate capacitance is present. There are two networks namely Pull up network, made of pMOS transistors and Pull down network made of nMOS transistors, the capacitors get charged and discharged during various operations and the charging happens through the P-type devices in Pull up network, the discharging occurs through the Pull down network.


SHORT CIRCUIT POWER DISSIPATION

In, short circuit power dissipation when the input voltage (Vdd) is higher than that of the threshold voltage, the NMOS is said to be in ON state and the pMOS in the OFF state. If the input voltage is less than the threshold voltage (Vdd – Vtn) in pMOS, the vice-versa happens. For a short interval of time, when the input hovers between the values of Vdd and (Vdd-Vtn) both the nMOS and pMOS are in the ON state.

The Short circuit power dissipation is represented by the term:

P Short circuit = β/12 * ( Vdd – 2Vth )^3 * 𝛕/Tp

GLITCHING

The glitching power dissipation occurs due to both switching and short circuit dissipation and is considered the main reason for the phenomenon. The glitch usually occurs at the output, and it largely depends on the gates used, logic and function. The glitches lead to short circuit power dissipation when there is a transition of state occurs and the voltage is at an alarmingly high value and can be negated by changing the input and threshold voltage.

Output showing glitch

Written By: Yogesh Metkari


Comments

Post a Comment

Popular posts from this blog

Optimization Techniques For Low Power VLSI Design.

Image
   INTRODUCTION:                  In the past decades, the main focus of VLSI designers were performance, area and design cost. Power consumption was mostly of only secondary importance relatively. The advantage of utilizing combination of low-power design techniques in conjunction with low-power components is more valuable now. Heat generation in high-end computer products limits the feasible IC packaging and performance of circuits and thus increases the packaging and cooling costs.               Requirements for lower power consumption continue to increase significantly as components become battery-powered, compact and require complex functionality. At sub micro meter process nodes, leakage power consumption has joined switching activity as a primary power management concern. CONCEPTS RELATED TO THE OPTIMIZATION TECHNIQUES:  Power Dissipation Basics :   Total power consumption by a CMOS device is given by,                                      P dissipation = P static + P dynamic + P
Read more

Power Optimization Techniques ll

  A.     Transistor Stacking       Transistor stacking is a technique used for leakage  power reduction. In a circuit from Vdd to ground we have several transistors connected. The leakage current will be higher, each of these transistors even when they are turned off, they will have some kind of leakage current. If there are such transistors in parallel, the leakage current will be finding paths to the ground and effectively increases the leakage current. In this technique, transistors that are in the off state are connected together in series effectively increases resistance which causes significantly less leakage of power when compared to transistors in parallel position. It depends on source voltage, so with an increase in the source voltage, there is a decrease in the sub-threshold current. B.     Multiple Threshold Voltage    This technique is used to reduce the leakage and standby power dissipation in CMOS circuits, by using various levels of threshold voltage for different st
Read more