TYPES OF POWER DISSIPATION IN LOW POWER VLSI

 As we have discussed in last blog about the Dynamic Power, in this blog we will discuss about the remaining two types that are Short-circuit Power and Static Power


  • SHORT-CIRCUIT POWER:

                 Short circuit current occurs in a CMOS gate during signal transitions when both the nMOS and pMOS networks are ON and there is direct path between VDD and GND.

                 It is also called as CROWBAR CURRENT.

                 It contributes for more than 20% of the total power dissipation.

                 As frequency increases means like the frequency of transition increases( as we know during the transition between charging and discharging the load small current is flow from both nMOS and pMOS for small amount of time) these will also increase the short circuit power dissipation.





  • STATIC POWER:
                      Static power is consumed even circuit is off  ( when the chip is quiescent).
                       
                      This is basically the leakage effects draw power from nominally OFF devices.
                      As technology scales ,static power dissipation becomes more and more important in term of leakage power


Various causes of leakage in fabricating devices :
  1. Oxide leakage.
  2. Gate induced drain leakage.
  3. Hot carrier tunneling effect.      


Link to previous Blog: https://blogonlowpowervlsidesign.blogspot.com/2021/02/introduction-to-low-power-vlsi-design.html

Link to Next Blog: https://blogonlowpowervlsidesign.blogspot.com/2021/04/optimization-techniques-for-low-power.html




   Blog BY : Shreenath Naikwade




REFERENCES: Low power VLSI Design by Npatel online Course . prof. Indranil Sengupta
International Journal of Pure and Applied Mathematics Volume 118 No. 19 2018, 2997-3009 
NECESSITIES OF LOW-POWER VLSI DESIGN STRATEGIES AND ITS INVOLVEMENT WITH NEW TECHNOLOGIES B.Hema Latha1 1Assistant Professor, Department of Electronics and Communication Engineering, Anurag Group of Intuitions, Hyderabad, Telangana, India

Comments

Post a Comment

Popular posts from this blog

Optimization Techniques For Low Power VLSI Design.

Image
   INTRODUCTION:                  In the past decades, the main focus of VLSI designers were performance, area and design cost. Power consumption was mostly of only secondary importance relatively. The advantage of utilizing combination of low-power design techniques in conjunction with low-power components is more valuable now. Heat generation in high-end computer products limits the feasible IC packaging and performance of circuits and thus increases the packaging and cooling costs.               Requirements for lower power consumption continue to increase significantly as components become battery-powered, compact and require complex functionality. At sub micro meter process nodes, leakage power consumption has joined switching activity as a primary power management concern. CONCEPTS RELATED TO THE OPTIMIZATION TECHNIQUES:  Power Dissipation Basics :   Total power consumption by a CMOS device is given by,                                      P dissipation = P static + P dynamic + P
Read more

Dynamic Power Dissipation

Image
Dynamic Power Dissipation P Total = αf*C*Vdd^2 + f* I short * Vdd + I leak * Vdd Where, α = Switching factor C = Load capacitance Vdd = Voltage f = Clock frequency I s hort = Short circuit current I leak = Leakage current The dynamic power loss is further divided into two more types: short circuit, switched power dissipation and it depends on the factors like the voltage, capacitance, and frequency. The use of a lower value of Vdd helps in reducing the power dissipated but it leads to degradation in performance.  Dynamic Power Dissipation SWITCHING POWER DISSIPATION In CMOS circuits, there are large number of capacitors and parasitic, gate capacitance is present. There are two networks namely Pull up network, made of pMOS transistors and Pull down network made of nMOS transistors, the capacitors get charged and discharged during various operations and the charging happens through the P-type devices in Pull up network, the discharging occurs through the Pull down network. SHORT CIRCU
Read more

Power Optimization Techniques ll

  A.     Transistor Stacking       Transistor stacking is a technique used for leakage  power reduction. In a circuit from Vdd to ground we have several transistors connected. The leakage current will be higher, each of these transistors even when they are turned off, they will have some kind of leakage current. If there are such transistors in parallel, the leakage current will be finding paths to the ground and effectively increases the leakage current. In this technique, transistors that are in the off state are connected together in series effectively increases resistance which causes significantly less leakage of power when compared to transistors in parallel position. It depends on source voltage, so with an increase in the source voltage, there is a decrease in the sub-threshold current. B.     Multiple Threshold Voltage    This technique is used to reduce the leakage and standby power dissipation in CMOS circuits, by using various levels of threshold voltage for different st
Read more