Power Dissipation in CMOS Circuits

 Types of Power Dissipation:

There are different ways by which power dissipation occurs and they are broadly classified into two types:-

Figure 1: Power Dissipation Flowchart

The total power dissipated in any circuit is given by the term:-
P Total =P Dynamic + P Static+ P Short circuit 

1. Dynamic power dissipation.
2. Static power dissipation.

The main difference between the static and dynamic power dissipation, is the former occurs when the circuit is idle and the latter occurs when the circuit is actively switching from one state to another. It may also consume power while the charging and discharging operations.

Static power dissipation

When a CMOS circuit is in an idle state there is still some static power dissipation–a result of leakage current through nominally off transistors. Both nMOS and pMOS transistors used in CMOS logic gates have finite reverse leakage and sub-threshold currents. In a silicon chip there are millions of transistors and the overall power dissipation due to leakage current is comparable to dynamic power dissipation. The values of leakage and sub-threshold currents depend upon processing parameters. Consider an nMOS transistor shown in Figure 


The main leakage current component in nMOS is the reverse-biased diode structure in which the n+ bar forms the n-junction and p-substrate forming the p-junction of the diode. The magnitude of this leakage current is given by equation below.


Where
Vbias is the voltage across junction,
A is the junction area,
q is the charge of electron,
k is the Boltzmann's constant (1.3807X10e-23 J/K) and
T is the operating temperature.


Written by : Yogesh Metkari



Comments

Post a Comment

Popular posts from this blog

Optimization Techniques For Low Power VLSI Design.

Image
   INTRODUCTION:                  In the past decades, the main focus of VLSI designers were performance, area and design cost. Power consumption was mostly of only secondary importance relatively. The advantage of utilizing combination of low-power design techniques in conjunction with low-power components is more valuable now. Heat generation in high-end computer products limits the feasible IC packaging and performance of circuits and thus increases the packaging and cooling costs.               Requirements for lower power consumption continue to increase significantly as components become battery-powered, compact and require complex functionality. At sub micro meter process nodes, leakage power consumption has joined switching activity as a primary power management concern. CONCEPTS RELATED TO THE OPTIMIZATION TECHNIQUES:  Power Dissipation Basics :   Total power consumption by a CMOS device is given by,                                      P dissipation = P static + P dynamic + P
Read more

Dynamic Power Dissipation

Image
Dynamic Power Dissipation P Total = αf*C*Vdd^2 + f* I short * Vdd + I leak * Vdd Where, α = Switching factor C = Load capacitance Vdd = Voltage f = Clock frequency I s hort = Short circuit current I leak = Leakage current The dynamic power loss is further divided into two more types: short circuit, switched power dissipation and it depends on the factors like the voltage, capacitance, and frequency. The use of a lower value of Vdd helps in reducing the power dissipated but it leads to degradation in performance.  Dynamic Power Dissipation SWITCHING POWER DISSIPATION In CMOS circuits, there are large number of capacitors and parasitic, gate capacitance is present. There are two networks namely Pull up network, made of pMOS transistors and Pull down network made of nMOS transistors, the capacitors get charged and discharged during various operations and the charging happens through the P-type devices in Pull up network, the discharging occurs through the Pull down network. SHORT CIRCU
Read more

Power Optimization Techniques ll

  A.     Transistor Stacking       Transistor stacking is a technique used for leakage  power reduction. In a circuit from Vdd to ground we have several transistors connected. The leakage current will be higher, each of these transistors even when they are turned off, they will have some kind of leakage current. If there are such transistors in parallel, the leakage current will be finding paths to the ground and effectively increases the leakage current. In this technique, transistors that are in the off state are connected together in series effectively increases resistance which causes significantly less leakage of power when compared to transistors in parallel position. It depends on source voltage, so with an increase in the source voltage, there is a decrease in the sub-threshold current. B.     Multiple Threshold Voltage    This technique is used to reduce the leakage and standby power dissipation in CMOS circuits, by using various levels of threshold voltage for different st
Read more