NEED FOR LOW POWER CIRCUIT DESIGN

INRODUCTION

As VLSI technology advances, the complexity and speed circuit increase, leading to high power consumption. In VLSI design, small area and high performance are two conflicting constraints. The microcircuit (IC) designer’s activities are involved in trading of those constraints. There are many possible design considerations, because of which the facility efficiency has become important. The foremost portable systems utilized in recent era, which are powered by batteries, are performing tasks requiring many computations. The foremost important aspect of Moore’s Law is that it's become a universal predictor for the expansion of the whole semiconductor industry. From Moore’s law, it's understood that the quantity of devices in an exceedingly chip doubles every 18 months. this may increase the amount of transistors used and hence increase the realm and power consumption of the circuit.



NEED FOR LOW POWER CIRCUIT DESIGN


Power dissipation is that the main constraint when it involves portability. Hence, it's necessary to require care of the system’s total power consumption. Minimizing the power consumption in such devices is important because it's advantageous to take advantage of the run time with least possible requirements on weight, battery life and size owed to batteries. Therefore, in portable devices, ‘the low power design is that the most determinative to think while designing system on chip. Normally, mobile users demand additional features and prolonged battery life at a lower cost. Almost 70% of users search for longer talk time and standby time as key feature for mobile phones. one amongst the highest operator requirements in 4G is Power efficiency. Customers always seek for smaller, trim and graceful mobile devices. this can be the requirement of high levels of silicon integration in modern processes, but sophisticated processes have intrinsically higher power indulgence. So, design is incredibly important in low power consumption devices.

Written by Mavi Kour


Comments

Post a Comment

Popular posts from this blog

Optimization Techniques For Low Power VLSI Design.

Image
   INTRODUCTION:                  In the past decades, the main focus of VLSI designers were performance, area and design cost. Power consumption was mostly of only secondary importance relatively. The advantage of utilizing combination of low-power design techniques in conjunction with low-power components is more valuable now. Heat generation in high-end computer products limits the feasible IC packaging and performance of circuits and thus increases the packaging and cooling costs.               Requirements for lower power consumption continue to increase significantly as components become battery-powered, compact and require complex functionality. At sub micro meter process nodes, leakage power consumption has joined switching activity as a primary power management concern. CONCEPTS RELATED TO THE OPTIMIZATION TECHNIQUES:  Power Dissipation Basics :   Total power consumption by a CMOS device is given by,                                      P dissipation = P static + P dynamic + P
Read more

Dynamic Power Dissipation

Image
Dynamic Power Dissipation P Total = αf*C*Vdd^2 + f* I short * Vdd + I leak * Vdd Where, α = Switching factor C = Load capacitance Vdd = Voltage f = Clock frequency I s hort = Short circuit current I leak = Leakage current The dynamic power loss is further divided into two more types: short circuit, switched power dissipation and it depends on the factors like the voltage, capacitance, and frequency. The use of a lower value of Vdd helps in reducing the power dissipated but it leads to degradation in performance.  Dynamic Power Dissipation SWITCHING POWER DISSIPATION In CMOS circuits, there are large number of capacitors and parasitic, gate capacitance is present. There are two networks namely Pull up network, made of pMOS transistors and Pull down network made of nMOS transistors, the capacitors get charged and discharged during various operations and the charging happens through the P-type devices in Pull up network, the discharging occurs through the Pull down network. SHORT CIRCU
Read more

Power Optimization Techniques ll

  A.     Transistor Stacking       Transistor stacking is a technique used for leakage  power reduction. In a circuit from Vdd to ground we have several transistors connected. The leakage current will be higher, each of these transistors even when they are turned off, they will have some kind of leakage current. If there are such transistors in parallel, the leakage current will be finding paths to the ground and effectively increases the leakage current. In this technique, transistors that are in the off state are connected together in series effectively increases resistance which causes significantly less leakage of power when compared to transistors in parallel position. It depends on source voltage, so with an increase in the source voltage, there is a decrease in the sub-threshold current. B.     Multiple Threshold Voltage    This technique is used to reduce the leakage and standby power dissipation in CMOS circuits, by using various levels of threshold voltage for different st
Read more